Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

USB 3.0 PHY for interfacing with low-cost FPGA (Spartan-6)

Status
Not open for further replies.
A

alainsan

Junior Member level 2
Joined
Feb 12, 2010
Messages
21
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Location
Maryland, USA
Activity points
1,419
We are trying to upgrade ComBlock FPGA development boards from USB 2.0 full-speed to USB 3.0. Because these boards are centered around Xilinx Spartan-6 FPGAs, the maximum interface speed should not exceed 250-300 MHz.

Can anyone point us to a USB 3.0 PHY (in production (I wish), engineering samples, in the works, planned) which would take process the 5Gbit USB 3.0 signals and interface digitally at low (250 MHz approx.) speed?

We are just looking for the PHY (we take care of the SIE).

Any pointer will be greatly appreciated.
Thank you.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top