Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Over and undervolatge PMOS switch

Status
Not open for further replies.
K

khaylenag

Newbie level 1
Joined
Dec 9, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
I used the attached circuit for over and under voltage cutoff. I found out that the PMOS damaged when I slowly reduce the input voltage close to 9V. Any idea why this happen?
 

FROM INITIAL analysis of u r sch, i found that
at 9v i/p the zener current supplied is around 15uAmp, which probably may not be sufficient to maintain the zener voltage, so try maintain the same resistor ratio and reduce the resistor values 4.7K and 75K


--Babesh..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top