Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

cadence mixed-mode simulation

Status
Not open for further replies.
E

ee171

Member level 5
Joined
Apr 19, 2002
Messages
86
Helped
4
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
455
Hi guys,
anyone has tutorial on mixed-mode simulation? Maybe using a simple verilog as a test bench vector generator testing the DAC? Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top