Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to divide the frequency by means of flip flop ?

Status
Not open for further replies.
S

scorpionss22

Full Member level 2
Joined
Jan 8, 2004
Messages
146
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
1,284
frequence division

hi all
i want to know how can i divide the frequence by means of flip flop
waiting for your answer
 

Re: frequence division

The flip-flop changes state (high-to-low or low-to-high - that's half a cycle) for every full cycle of its clock, thus giving a divide-by-two action. More can be cascaded if required.

See:

**broken link removed**
**broken link removed**

Cheers,
FoxyRick.
 

Re: frequence division

aviation electronics use connectors with mixed pins and coax, but that one is not familiar to me
 

Re: frequence division

A simple JK FF for example will do.
Just tie the J and the K to logic "1".
Tie the input signal to the CLK input of the FF.
That's it.
Q and Q\ will provide 1/2 the input frequency.
 

Re: frequence division

Selectable ratios of frequency division can be acheived with Rate multipliers eg.TTL 74167, there are CMOS equivalents. The frequency to be divided needs to be at least ten times the required output rate.
 

Re: frequence division

try this methodology :
( Suppose the original clock signal is "clk1" and the one with 1/2 its frequency is "clk2" ):

if rising_edge (clk1) then
clk2 <= not clk2;
end if;


this will generate a "clk2" signal with 1/2 the "clk1" frequency.

Enjoy
 

frequence division

yes, most of frequency divider are made from flip/flop, but f/f is logic device that have specific input and output level and have specific speed limit by technology they have made from.
if your want to divide rf frequency then your have to amplify the signal up to the logic level and choose the right f/f that can handle your frequency range.
division by two or multiple of two is just simple cascade of f/f stages, if divisor is other than that sequential logic design (state machine) would be employed (also, they are f/fs)..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top