Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is relation between clock jitter and gain Kvco in PLL?

Status
Not open for further replies.

rose_song

Newbie level 6
Joined
Feb 25, 2004
Messages
13
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
81
what is kvco

What is relation between clock jitter and gain Kvco in PLL?
Thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top