Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regarding divider - 5 bit synchronous counter

Status
Not open for further replies.

kbksharma

Newbie level 6
Joined
Oct 3, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
regarding divider

hi
i want to design a pll for three bands
to get lock to the three differnt bands i have to get the divide ration as 64 to 148
for that i am using the dual modulas counters with prescalar 8/9 program counter as 5 bit counter and swallow counter as 3 bit counter

can any body give the architecture for the above counter especially 5 bit synnchronous counters....
 

Re: regarding divider

There are mang dual modulus divider architecture on IEEE papers,and the counter is not difficult to desig.If your output frequency is not very high ,you can design the couunter by verilog.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top