win3y
Member level 1
Hi Dears;
Pipeline has 3 stage such as: Memory Read(MemR)(@slot0), ST1(@slot 1), Memory Write (MemW)(@slot2).
At slot2: (MemW) Memory write back to register buffer A. But at the same time, at slot2: (MemR) memory read data from the same register buffer A.
My doubt is that whether data hazard in pipeline occurred or not occurred in the case above ?
Thank you very much.
W3Y.
Pipeline has 3 stage such as: Memory Read(MemR)(@slot0), ST1(@slot 1), Memory Write (MemW)(@slot2).
At slot2: (MemW) Memory write back to register buffer A. But at the same time, at slot2: (MemR) memory read data from the same register buffer A.
My doubt is that whether data hazard in pipeline occurred or not occurred in the case above ?
Thank you very much.
W3Y.