Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As per my idea tools from altera quatus2 , Xilinx ISE and all are meant for more to support thier hardware FPGA.
If you are looking for high end verification and debuugging tool then go for stand alone tools from ALDEC mentor synopsis cadence ...
one such good linting tool is there in ALDEC called ALINT ... pls check data sheet attached....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
