childs
Member level 5
I am currently doing ASIC design for my project, when i tried to prototype the device in FPGA for testing, the device cannot fit in due to LE usage too high.
I tried to put my design into APEX NIOS2 board, which uses APEX 20K200EFC484-2X FPGA. My design consisted own sequential access RAM for the device function purpose.
Any recommandation to solve this prob???
I tried to put my design into APEX NIOS2 board, which uses APEX 20K200EFC484-2X FPGA. My design consisted own sequential access RAM for the device function purpose.
Any recommandation to solve this prob???