samiksha
Junior Member level 1
i'm comparing four multipliers for delay,area nd power. wht shud be the max frequency to be given as design constraint for good performance of the multipliers. i'm using Xilinx9.2 nd comparing array,modified booth,wallace tree nd combined booth wallace
waiting for ur valuable suggestions
thanx:|
waiting for ur valuable suggestions
thanx:|