did any one knows how to place the spare cells in Encounter

Similar threads

• M

  How to instantiate another vhd file inside testbench, where the testbench is used for opening files

  • Started by metamisers
  • Jan 6, 2024
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  How can I run verilog code with data at a specific time in the past?

  • Started by alexis57
  • Jan 28, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  [SOLVED] Why "The Memory Controller has one address channel?"

  • Started by zzzhhh
  • Jun 20, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  explanation of how to translate C code into verilog

  • Started by keikaku
  • Mar 5, 2024
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  how to set global include in synplify, like vivado "set global include"

  • Started by skyworld_cy
  • Dec 21, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design