Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pcb crosstalk/signal integrity analysis

Status
Not open for further replies.

johnnyz86

Newbie level 4
Joined
Nov 11, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,336
software crosstalk pcb analysis

does anyone have any general guidelines and perhaps some tutorials for routing
allegro SI for designing around crosstalk, signal integrity, pcb constraints for timing and manufacturability?

my knowlege on the subject:

i've taken various E&M courses so i know the theory behind it, and am
taking a digital systems class so i've ventured into the experimental
side, but its mostly been with transmission lines and not pcb traces
with hundreds of nets. what can be done besides ground/power planes close to signal, thick/far apart traces, and slower rise times?

i only know a bit about bypass caps, heard something about parallel
plane pairs(?) and routing topology (something about short nets acting
as shields to long parallel nets?). can anyone explain those? and
tutorials / documentation examples for putting it all together in
software (how to use constraints?)
 

To my knowledge, knowing the theory is half the work done. If you can follow it religiously then results will be good. There are many books which talk about these things. Recently I am going through "Right the First Time" by Lee Ritchey which I feel is a very good book which talks about these things in practical sense.
Allegro experts can help you in setting up constraints etc.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top