Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about fanout in Altera Stratix II

Status
Not open for further replies.
J

jzhangsun

Newbie level 6
Joined
Mar 5, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,366
I want to implement a design with a alter stratix II , when i use the synplify pro
to synthesis my design, some nets have long delay due to them with big fanout (>100). then accoring to synplify reference manual, i apply the hard fanout limit to such nets ,but it doesnt work ,why? who can help me to resolve this question?
thanks
 

Re: altera: fanout

In FPGA, the fanout is effectively achieved by routing buffers, thus the reported fanout number is not measuring a real load. Routing delays are basically unavoidable for larger designs.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top