Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Does Verilog support the multiplication operator for bit_vector or integers?

Status
Not open for further replies.
S

samiksha

Junior Member level 1
Joined
Jan 3, 2008
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,397
hi
i want to ask if verilog language support the multiplication operator for bit_vector, integers. then what is the fun of making new architectures of multipliers(booth,braun,wallace,dadda)like this.
 

multipliers?

I'm not sure what a bit_vector is, but Verilog certainly has a convenient '*' multiply operator. It simplifies our lives by letting the synthesis tool choose the best multiplier for the target device. I have no interest in re-inventing multipliers! Also, modern FPGAs have built-in multiplier blocks that are much more efficient than multipliers implemented in the logic fabric.

Of course, if your job is to design a new improved multiplier block, then that's a different matter. :)
 

multipliers?

compare the multiplier u have implemeted with the multiplier of fpga (LUT based) .You will find a difference . (Area,speed etc)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top