Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How multi gate finger reduces the gate resistance?

Status
Not open for further replies.
S

santhosh.mandugula

Member level 5
Joined
Oct 9, 2007
Messages
94
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Location
india
Activity points
1,845
How multi gate finger reduces the gate resistance?

what are impacts of using multi gate fingering technique on delay and power, because the overall capacitance increases (G-S and G-D cap inc.s), is the delay is more if we use multi-gate fingering than normal transistor???

thanks in advance!!:D
 

by doing multigate contacts, all contact resistance will be in parallel that cause to decrese the gate resistance..

Added after 28 seconds:

by doing multigate contacts, all contact resistance will be in parallel that cause to decrese the gate resistance..
 
Not only that, since the length per arm also drops, the resistance per arm goes down by a factor 2 as well; Splitting W/L into 2X 0.5W/L will thus yield about 4x decrease in Rgate
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top