Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about NC-verilog

Status
Not open for further replies.

zengbo

Newbie level 6
Joined
Nov 25, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,359
ncverilog deadlock

When I use the Nc-verilog for simulation, I met some problems.

As NC-verilog is running, there is a time mark, such as ' 200 ns + 23 '.

Who can tell me what is the meaning of the second number in ' 200 ns + 23 ' ?

The problem I met is : the second number is getting larger, but the first number has no change any more (for example '200 ns + 10231325 '). So the simulation can not march any more.

Why? What can cause this problem?
 

Please check your code, some syntax maybe lead to deadlock.
 

Thanks ,

I will check my code.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top