Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Does someone use NIOS 3.0?

Thread starter ltg
Start date Sep 11, 2003

Status: Not open for further replies.

Sep 11, 2003

#1

L

ltg

Member level 4

Hi,

Here never talks about @ltera NIOS? Does no one use it?

Best Regards,
ltg

Sep 12, 2003

#2

michland

Newbie level 5

Master's thesis: practical implementation NIOS-based network card. May be interesting.

**broken link removed**

Status: Not open for further replies.

Similar threads

AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)
- Started by dpaul
- Feb 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Z
What does this error mean when trying to Optimize a PLD design?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
Use interface signals as inout in systemverilog
- Started by antlhem
- Apr 1, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
X
How does "include" work in Verilog?
- Started by Xenon02
- Nov 19, 2022
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
X
[SOLVED] How to use shift in SystemVerilog ?
- Started by Xenon02
- Nov 12, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top