Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Improve timing for a large adder

Status
Not open for further replies.

cafukarfoo

Full Member level 3
Joined
Jul 25, 2007
Messages
170
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,510
Hello All,

Anyone got any idea how to improve timing for a large adder? What i mean is the multiple bit adder for example 14 bit adder?.

For example,
for the 14-bit adder, adder[14] = in1[14] + in2[14] + carry[14] ( which come from a long list of adder to the adder[0])

And this path become a timing critical path.

Anyone got any idea how to improve the timing for this path? thanks.
 

check the implementation....

(carrylookahead is the faster one)...........
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top