Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
That's a good question. In general, you can assume the clock-to-Q propagation delay is greater than the clock-to-D input hold time. In other words, the second flop captures its D input data slightly before the first flop's Q output begins to change. I think all logic families are designed to behave that way, so we can interconnect them easily.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
