Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA timing due to Dist ram

Status
Not open for further replies.

Alauddin123

Newbie level 5
Joined
Mar 24, 2016
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
89
Hi all,
I am working with prototyping.

I am getting a lot of timing violation due to Ram getting inferred as 150 Dist rams. I made it block ram but still the issue is my design has asynch read and reads the data as soon as raddr gets updated, but Bram has got synch read and waits till next rising edge....

So wat can be solution for this????
 

If your design has async read and writes, then it cannot be inferred as block ram - you will have to change the design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top