Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Differential amplifier active load

Status
Not open for further replies.

ebuddy

Full Member level 3
Joined
May 15, 2007
Messages
177
Helped
35
Reputation
70
Reaction score
34
Trophy points
1,308
Activity points
2,372
Hi,

While I was reading the basic architecture of differential amplifier, I noticed that the differential pair (say, a nmos pair) usually has a pmos current mirror as its active load. Why pmos current mirror in stead of 2 diode connected pmos transistors? What is the difference? Thanks.
 

pmos current mirror has higher output impedence, so dc gain is higher using current mirror, it's gmi*(rop||ron). the dc gain is gmi/gmd when using diode-connected active load, there 1/gmd is dc impedence of diode.
 

jiangxb said:
pmos current mirror has higher output impedence, so dc gain is higher using current mirror, it's gmi*(rop||ron). the dc gain is gmi/gmd when using diode-connected active load, there 1/gmd is dc impedence of diode.

Thanks Jiangxb. For pmos current mirror, one pmos is actually diode-connected to sense the current, and the other pmos is not. Will this cause the unbalanced loads for the 2 nmos transistors?
 

Yes this will cause unbalaced loads for diff pair... but... It gives you a differential to single ended conversion as well...

If you want to have balanced load then u shud go for pmos current sources as load ... in this case you will haave to take care of output common mode range also.
 

Thanks Jiangxb. For pmos current mirror, one pmos is actually diode-connected to sense the current, and the other pmos is not. Will this cause the unbalanced loads for the 2 nmos transistors?

Yes, this is the cause of systematic offset in the differential pair design. We try to minimize by keeping the Vds of both PMOS almost the same.

But you pay in terms of offset for higher gain.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top