Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If both circuit descriptions are functionally equivalent (they should if describing the same logic), the synthesis tool will most likely end up with identical gate level circuits for both, respectively no speed difference.
There are a few cases where a synthesis tool has difficulties to find an optimal implementation for a behavioral or structural description. Explicitly specifying low level primitives might help, a structural description is still an abstraction from gate level.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.