Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set_clock_uncertainity

Status
Not open for further replies.
K

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
set_clock_uncertainty

As far my knowledge, the uncertainty means "Skew + Jitter".

Now the question is, Are there any more parameters which will gets added into this?
 

Re: set_clock_uncertainty

kumar_eee said:
As far my knowledge, the uncertainty means "Skew + Jitter".

Now the question is, Are there any more parameters which will gets added into this?
Click to expand...

yaa..uncertainty also include margin..skew+jitter+margin for setup and skew+margin for hold
 
it may also include clock OCV (on chip variation) margin and crosstalk margin
 

Thanks alot Sharif.

Pradeep, OCV margin is set by using set_timing_derate command and not with uncertainty.
 
you cannot Derates through clock uncertainity. clock uncertainity covers only Clock jitter and Clock skew
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top