Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RE:Clocked LSSD in DFT Design

Status
Not open for further replies.
B

bala.454545

Newbie level 4
Joined
Feb 18, 2011
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Training in US
Activity points
1,312
RE:Clocked LSSD in DFT Design

HI,


I have a doubt in the clocked Lssd since the clocked lssd do not have a scan enable pin and the test mode option how is it going to be implemented or shifts during the test mode and in scan mode for the DFT scan check.

---------- Post added at 23:59 ---------- Previous post was at 23:57 ----------

Can you also specify me the details of the working of the clocked LSSD in Design for testability
 

Re: Clocked LSSD in DFT Design

LSSD has a master and slave latches in the LSSD flop and there are separate clocks for functional clocking and test clocking.
Google LSSD for details . IBM is the only company using LSSD now , even they are coming out to normal muxed scan shortly
Check IBM website , you may get some information
 
Re: Clocked LSSD in DFT Design

HI girish

Thank you for the information it would be helpful if you can specify y everyone is not using this LSSD clockstyle. Is it a complicated clock style?
 

Re: Clocked LSSD in DFT Design

Lssd

More area .
many eda tools don't support.
but good in timing closure
and test coverage etc
 

Re: Clocked LSSD in DFT Design

ok girish..thanks a lot can you also mention me what are the steps to be taken care of during scan insertion
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top