Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simple script to simulate.

Status
Not open for further replies.

otis

Member level 3
Joined
Sep 21, 2010
Messages
60
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,711
Simple script to simulate for ncsim

Hi,

Could any one help me with writing a simple script to run simulation in cadence environment

For example..
--TB files--
test_tb.v
bfm_1.v
bfm_1.v
test_case_1.v

--RTL files--
test_rtl.v

For above file I want to do simulation(verilog). I dont need and advacne options at the moment. Just basic simulation to see the waveform

Thanks in advance.
 

you would need to do a make to a makefile
under that implement all your batch commands(i come from windows)
for example if your using modelsim which has a command prompt
youd write
$ ncvlog -work work testbench.v design.v > logfile.log
then do a ncsim with the various design optimization switch and put the whole thing in another log file

then do grep for ncerror or ncnote
on the logfile

---------- Post added at 21:59 ---------- Previous post was at 21:53 ----------

well not exactly $ but thats what we did as interns under the solaris dev env.
anyway iam not sure about the rest of you but can anyone tell us
1)how the cadence engineers set up the design environment and what exactly are those perl scripts so as to auto matize the process.
could someone also tell us
2)where we can get simple designs along with their testbenches(not necessarily the complicated ones at opencores.org).
 
  • Like
Reactions: otis

    otis

    Points: 2
    Helpful Answer Positive Rating
irun -64bit -work worklib -message -access +rwc -licqueue \
-ALLOWREDEFINITION \
-vlogext h \
-vlogext vh \
-notimingchecks \
-loadpli1 ${MG_LIB}/cadence_nc_verilog/mm_nc_dynamic:mgboot_nc \
-input fsdb.tcl \
-define ***** \
-v93 \
-endlib \
test_tb.v
bfm_1.v
bfm_1.v
test_case_1.v
test_rtl.v
\
 
  • Like
Reactions: otis

    otis

    Points: 2
    Helpful Answer Positive Rating
Hi,

you can also put all the options from ljxpjpjljx into one file e.g. irun_options.f and
start with irun -f irun_options.f

example for irun_options.f

Code:
-access +rwc

test_tb.v
bfm_1.v
bfm_1.v
test_case_1.v
test_rtl.v
 
  • Like
Reactions: otis

    otis

    Points: 2
    Helpful Answer Positive Rating
Thank you all.... It really helped me!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top