Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock Multiplier without using PLL/DLL

Status
Not open for further replies.
imbichie

imbichie

Full Member level 6
Joined
Jul 30, 2010
Messages
381
Helped
55
Reputation
110
Reaction score
54
Trophy points
1,308
Location
Cochin/ Kerala/ India or Bangalore/ Karnataka/ Ind
Activity points
3,580
Hi Friends,

Is there any method to generate a clock multiplier without using a PLL/DLL. Because in my project i had already used the available PLL/DLL on the board.

If anyone know any method please help me.

Also i wants to know the implementation of PLL/DLL in the FPGA Board??
 

Hi,

I do not know a method to do a general clock multiplication without a PLL/DLL.

If you want to double you can use the falling edge of the clock.
Look at number 4 of this link
TechXclusives - Six Easy Pieces (Non-Synchronous Circuit Tricks)

maybe you can modify your system so that you supply the high frequent clock and you generate the low frequent clock with a divider?

or

maybe you can use your already existing PLL to generate a high frequent clock and implement two different divider to generate your required clocks

regards
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top