Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Symbol timing recovery problem for pi/4 QPSK demodulator

Status
Not open for further replies.

dzoni_battery

Newbie level 1
Joined
Apr 29, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Hi,
I'm trying to build pi/4 QPSK demodulator in software and I have some difficulties with timing recovery circuit . Inputs for my software are symbol rate, sampling rate and I/Q samples from quadrature demodulator ( A/D converter, Direct digital synthesizer and I/Q low pass FIR filter ) implemented in hardware. In software I’m using QPSK Costas loop for phase synchronization, modified for its new purpose. Modification consists of vector rotation for pi/4 angle for every second symbol, driven by timing circuitry, to achieve QPSK-like constellation. That is the reason why I need good timing recovery method, and, most of all, very good initial estimation of symbol timing before starting PLL. If someone can recommend me something that knows it’s going to do a very good job and maybe little explaines, please help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top