Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
device level - nmos or pmos level simulations. eg. a guy doing Ion , Ioff plot
simulations, I-V curve simulations , etc ...
circuit level - person who designs circuits like connecting nmos/pmos's to form
a nand gate, xor gate, dynamic gates , etc .., and then create
blocks ( like adder , srams, ...) and simulate them.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
