Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

problem in rtl simulation

Status
Not open for further replies.
S

sdmotewar

Newbie level 6
Joined
Feb 9, 2010
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,363
hello everyone
i m doing pipelined mac unit in dsp processor as a rtl model
it is pipelined by adding register in between stages
indivisual blocks of multiply, accumulation, registers all gives correct simulation output
but overall simulation of rtl gives correct output upto product, but does not give correct output of accumulation since it uses feedback of accumulating previous stage o/p
i m using ise9.2 simulator
 

If I understand right, when you tested out the individual blocks, they produced the desired results. However on connecting them all together you do not see the desired overall output, is that right?
The whole is always greater than the sum of its parts ! Did you check the connections ? Can you tap into the signals of the interface between the penultimate stage and the last stage ?
 

    S

    sdmotewar

    Points: 2
    Helpful Answer Positive Rating
Re: problem in rtl simulation of dsp processor

hello all
i m doing vhdl simulation for dsp procesesor core, for load operation, data from data memory is available at input of temp register ( which is multiple output register), but at output data is not transfered even thougth all necessary enable signals are activated.
what could be problem???
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top