Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It simply means that since you are using evaluation version of PSpice, the no. of transistors (Q) which it can simulate at a time in a design is restricted and as the no. of transistors in your design exceed that value, you cannot proceed with simulations.
If I remember correctly, Pspice eval. version used to allow upto 15 or 20 transistors for one design. Check docs. for exact value.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
