Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do verification outsources

Status
Not open for further replies.

vinhphuong

Newbie level 5
Joined
May 14, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
I want to build a verification team that can do verification outsources for other companies. But i really don't know what is the technical criteria that a team must have to get verification outsource contracts. Something like languages, tools, methodology, infrastructure, ...
Can anyone give me the criteria?
Besides, can you show me the name of some companies doing on verification services?
 

Its not that much easy friend in the current market conditions.
Most of the clients will require the expertisation levels from RTL to GDS-II. All these requires huge amount of Technical Talents in multi-facete like Verilog/VHDL/SystemVerilog/Specman/Vera/C/Assebly, Resources like high-end machines and very high cost EDA tools for Front-end and Back-end as well as Right skilled people and proper managers in place.

In India some of the verification services companies are : Wipro, MindTree, Techforce, TCS, Mirafra, QThink, Sasken, HCL, etc..

-Paul
 

    vinhphuong

    Points: 2
    Helpful Answer Positive Rating
Requirement: A team leader who knows what they are doing ;)
 

I have been in FPGA/ASIC verification in the US for 10 years now and I have not see any verification outsourcing, especially with the big companies. I worked for a couple start-ups also, and we never even consider outsourcing our verification work. I think the main reason is because they don't want to reveal any of their design/proprietary info, even with NDA agreements. It is very hard and unproductive to verify a black-box because the verification engineer need to do some debugging into the design when something goes wrong, and without the clear-text source code, it's impossible. It is unproductive to call the designer everytime something goes wrong.

- Hung
 

Verification always cost much of time and resources. That's why i think some companies will not do verification on their own and let this work be done by another company. This is more efficient. Am i right?
 

i want to do some verification works hungryly. i familarize the vmm and uvm source code .
but it's so hard.
 

in fact , verification outsource for OVM/UVM become more popular!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top