Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Structured ASIC is a modern form of using gate array techniques to customize uncommited logic on an SoC.
This methodology was promoted by semiconductor vendors like LSI Logic (RapidChip), On Semiconductor (formerly AMI Semi). It has however failed in the market and most efforts have been discontinued.
The front-end tools (before placement) don't much care if the circuit is a structured ASIC or not, so they should all work. The back-end tools (P&R and below) do care. I know that Cadence supported structured ASIC design with their Encounter P&R tool, although I am not sure if they still do. Contacting them would be your best bet.
Magma claimed that its BlastFusion tool supported structured ASIC, but I don't know if it actually did. And I don't know if their new Talus tool continues to support it.
Synopsys have no official support for structured ASIC layout.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.