Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am currently working on that part.Multiplier is da part of the circuit. I am trying to implement wallace tree . The final adder in that part would be CLA. That will be more efficient. What is ur project?
To test the 8x8 multiplier, your test bench could use a 16-bit counter to step through all possible combinations of the two 8-bit inputs, and then display a pulse or error message whenever the result differs from the HDL's '*' multiply operator.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.