Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
RTL: the description is divided into combinational logic and storage elements.The
storage elements (flip flops, latches) are controlled by a system clock. The
description is synthesizable.
GATE: the design is represented as a netlist with gates (AND, OR, NOT, ...) and
storage elements, all with cell delays. The description has been synthesized.
An RTL description is usually converted to a gate-level description of the circuit by a logic synthesis tool.
RTL == Register Transfer Level
This level of abstraction describes the behavior of the circuit or device (behavioral model may be used) based on the flow of signals or transfer of data.
Gate Level Netlist describes the actual boolean representation of the circuit or device. A truth table may also be used.
I hope you can see the distinction from this.
Going down, you would further have circuit level netlist or spice netlist.
gate level, the circuit is described in terms of gates (e.g., and, nand). Hardware design at this level is intuitive for a user with a basic knowledge of digital logic design because it is possible to see a one-to-one correspondence between the logic circuit diagram and the Verilog description.
To fully utilize the benefits of logic synthesis, the designer must first understand the flow from the high-level RTL description to a gate-level netlist.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
