Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to construct a mod 5 counter using T flipflop?

Status
Not open for further replies.
G

graciousparul

Full Member level 2
Joined
Jan 19, 2008
Messages
128
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,053
Hi,

How will you construct a mod 5 counter using T flipflop?

Thanks
 

mod-5 counter

and the output of the first and the third FF output and use it as output and also to give reset signal to all the three FF....
 
modulo 5 counter

graciousparul,
A.Anand Srinivasan's suggestion is a good one. I would add one caution, however. In going from state 011 to 100, there is a potential race problem. If the 1st (LSB) stage is slower thatn the 3rd (MSB) stage, then there will be a momentary pulse from the and gate, causing the counter to reset after state 011. By placing a small delay (maybe as simple as an RC low pass filter) between the And gate output and the reset inputs, this "trash pulse" can be eliminated.
Regards,
Kral
 

mod 5 counters

Hi,

Just see the attachment, which describes about MOD 5 Counter by taking a good example (Digital Clock).

If you need more information, contact me,

Regards,

N. Muralidhara

CRL-BEL
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top