Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

verilog code for Polyphase interpolation and decimation....

Status
Not open for further replies.

priya589

Newbie level 4
Joined
Nov 19, 2007
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,316
verilog interpolation

hi all

can anyone plsease help me out with verilog coding for polyphase interpolator and decimator using interpolaor factor as 4 and 16 tap filter.....

thanks in advance...

priya...
 

interpolation verilog code

you can get interpolator, decimator and similar filter (CIC) structure.... in both verilog and VHDL codings in DSP with FPGA - Meyer Besse.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top