Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need to design ESD pretection for my circuit, but I don't have any idea about that.
Could anyone give me some hints on ESD protection circuit design?:|
which technology are you using for your circuit?
Many technology has own pad cells which contains ESD protection. (clamping diodes, active clamp, series resistance)
I just want to design a simple ESD pretection circuit for the input of my circuit
it seems like I can use this basic configuration with PMOS and NMOS. But I am a little confused why it used two ESD element with a current limiting resistor in between? usually what's the value of this current limiting resistor? it is said this resistor can limit the current flowing into the internal circuit, but does this resistor influence the function of the internal circuit?
and I also read that "It is critical to ensure that the avalanche breakdown of the primary protection devices is activated before the secondary protection devices enter their thermal breakdown so that the secondary ESD protection devices will not be destroyed by ESD stress.", but how can I know the exact avalanche breakdown and thermal breakdown voltages of each devices? how can I simulate a ESD protection devices to see its function? until now I only know people need to use large devices for the ESD protection circuits.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.