Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SDF file, Why there exist the negative time check

Status
Not open for further replies.

tukken

Member level 2
Joined
Nov 29, 2004
Messages
46
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
550
$recrem(posedge cdn,

Why there are an negative timing check.
such as
(RECREM (posedge CDN) (posedge CK) (0.115559::0.115559) (-0.103630::-0.103630))

Why there exist negative timing check,
Pls help me
 

english there exist negative

Does any body could help me, thanks.
 

negitive timings in sdf

Neagtive timing check is applied when the Flip Flop or RAM etc whose timing is being constrained contains some logic in addition to the actual synchronous element. By synchronous element I mean the logic that is triggered by clock. An example would be a scan enabled flip flop. This would have a MUX added before the actual FF. If the data is delayed significantly when passing through the MUX we could get a negative hold time and enhanced setup time. The other example could be a RAM/microcontroller library cell with its own clock tree. The clock being input is delayed inside the library element and this could result in negative setup time etc.
 
ok, I see, thanks very much, and where could I get more inoformation.
 

Are you using an HDL simulator (Verilog or VHDL)? If so then the user guide and reference manuals of the simulator are good starting points.
 

Verilog, I will check it, thanks.
 

Hi,

You can see negative timing check in the .lib. You can sometime see negative delay.

Regards,
Eng Han
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top