Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog-A and transistor-level in the same cellview, how?

Status
Not open for further replies.

aoshater

Newbie level 6
Joined
Jun 19, 2005
Messages
11
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,425
I have a system in verilog-a functioning properly. The circuit designers sent me their schematics .. i want to use the same library and cell views of each block in verilog and just add the schematic to it. Is that possible? To clarify what i mean, example:

I want to have a Cell View "D-FF"
->veriloga
->schematic
->symbol

And from the system schematic, i can like choose the symbol of D-FF to use either the veriloga or schematic. How can i do so? Instead of creating two cellviews, one for verilog and one for schematic (transistors).
 

You should use the hierarchy editor to configure which view you want to include in the simulation.
 

    aoshater

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top