Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

creating verilog netlist from schematic

Status
Not open for further replies.
N

nishi123

Newbie level 3
Joined
Dec 19, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
24
How can i generate verilog netlist from schematic using Virtuoso 6.1.6?
 

There is in CIW window menu Tools and there is NC-Verilog. Run it and choose the correct schematic. You can generate verilog file there.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top