Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Association of Verilog module and VHDL component declaration in Conformal LEC

Status
Not open for further replies.
M

Manoj Kumar S

Newbie level 2
Joined
Apr 2, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
15
I am working on verifying the equivalence of an RTL design and netlist using Conformal LEC. A few verilog modules have their corresponding component declaration in VHDL. I have read the verilog designs with the option -noelaborate, but still these modules and components don't get associated and the components are blackboxed. Can anyone help me with this issue?

Thanks in advance
Manoj Kumar
 

Couple of things you need to check.
First make sure that the translation is not off.
For LEC it is pertinent to read the file with the component declaration. Hence, you need to read the verilog files before the VHDL where you are instantiating it. Also, make sure that you read all of them together since you are not elaborating the design like this read design - noelab -verilog xyz.v \
-vhdl xxz.vhd.

This should resolve the issue.

Ro9ty
 
  • Like
Reactions: pdude

    P

    pdude

    Points: 2
    Helpful Answer Positive Rating
why use elaboration separately ??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top