Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Both the counter and the shift register falls in the family of sequential logic and they perform different tasks.
The SIPO upon bringing out the parallel output latches the outputs unless it is configured to be a ring or cyclic design but the counter will continue to count.
I think the main advantage is in memory design (as we know parallel output tends to be faster).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
