Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Power analysis for a cmos inverter

Status
Not open for further replies.
B

BB11

Member level 4
Joined
Jan 4, 2010
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,828
Hi

Could anyone tell me, how do we do the power analysis for cmos inverter in cadence?

Thanks

BB
 

Refer the below link
**broken link removed**
 
  • Like
Reactions: BB11

    B

    BB11

    Points: 2
    Helpful Answer Positive Rating
sb_svce2003 said:
Refer the below link
**broken link removed**
Click to expand...

Thanks for the info. Could you pls tel me,what if there are more than one input? How do you measure dynamic power,as there would be 2 inputs and 2 different periods ex: nand, nor ?
How do we do the power analysis for these circuits?
 

BB11 said:
Could you pls tel me,what if there are more than one input? How do you measure dynamic power,as there would be 2 inputs and 2 different periods ex: nand, nor ?
Click to expand...
Use appropriate input stimuli.

BB11 said:
How do we do the power analysis for these circuits?
Click to expand...
Just select appropriate time limits which you want the power analysis to be calculated for. It's all explained in the above tutorial.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top