mtwieg
Advanced Member level 6
Hello, I'm designing a high current DC-DC converter, and will likely need heavy copper traces on the outer layers (like at least 4oz), but I will also need many small low power components. I've seen PCBs with heavy traces, and their surfaces are always "lumpy" due to the thickness/height of the traces. I was wondering if this becomes a problem for assembly of some fine pitched components? I can imagine leaded packages like SOIC could have problems with their leads wanting to be trapped in the valleys between pads instead of sticking on top. Also small passive SMT packages like 0603 might roll off of their pads, or something. And are there significant spacing/width limitations that come with heavy copper that would make fine pitched packages infeasible (like QFN with 0.5mm pitch)?
In general I'm just looking to avoid embarrassing mistakes on a first PCB revision. Thanks in advance.
In general I'm just looking to avoid embarrassing mistakes on a first PCB revision. Thanks in advance.