Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

double synchronization

Status
Not open for further replies.
V

vivek kumar gupta

Newbie level 5
Joined
Jan 27, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
in which of the following double synchronization is not possible,when two clocks clkA and clkB are used
where
clkA - source clock
clkB- destination clock


1.clk A has greater freq than clk B
2.clk A has less freq than clk B
3.clk A has double freq than clk B
4.both have same freq but they are asynch to each other


which option is true
 

I think double synchronization is possible in every case.

FvM is an expert on this. He can throw more light on this topic
 

U can use double synchronisation for clocks from lower to higher frequency but not the other way around. Have to be careful here while analyzing so that u don't loose any data.
As the u will loose the data if its higher to lower frequency. In this case u need to design FIFO after calculating the depth.

If the clocks have same freq but r asynch then u need to know the phase diff.
 
You can use double synchronization between any clocks just that you need to make sure that you have data stable from source domain to be sampled in Destination domain.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top