Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set clock latency - question

Status
Not open for further replies.
E

ee1

Full Member level 2
Joined
May 31, 2011
Messages
120
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,036
i know i should use it before clock tree,
my question is - how does it help me improve the synthesis?

thanks.
 

So that the timing would correlate and u would not see suprises after CTS.
 
  • Like
Reactions: ee1

    E

    ee1

    Points: 2
    Helpful Answer Positive Rating
pavanks,

Could you elaborate your answer ?
 

Hi pavanks,

I know your answer is right but what is the method to find out the right latency value for my block??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top