Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] add stripes/ring cadence soc encounter

Status
Not open for further replies.
C

conmourtz

Member level 1
Joined
Mar 29, 2012
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Volos, Greece
Activity points
1,529
Hello, i have a problem with my design on soc encounter. i need to add stripes/power rings and i want to know which soace and width the wires should have. i am working on 700nm lib with 5mm^2 area and about 12500 cells. How many stripes are needed for a design like that and how i can calculate the width, spacing and the number of stripes at any design?
 

hai friend


you can refer this document , i hope this might help you

when you synthesis your design you will get the total power required your total no of cells


thank u
 

Attachments

  • Power Planning.doc
    131 KB · Views: 127
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top