Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

gain of two stage op amp

Status
Not open for further replies.

daintyvlsi

Newbie level 2
Joined
Jun 12, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
We are trying to simulate a two stage op-amp of Sedra Smith. But we get gain of around 12 dB. Can anyone please tell the ideal region of operation of different MOS alongwith diagram so as to get maximum gain, as soon as possible?
 

Got all the mosfets in saturation by applying a bias voltage of 1.1 V at the gate of Q8 and Q5. L is .18 micrometer. The simulation is being done in mentor graphics in tsmc018. Still the gain doesn't buzz from 20 dB. Yipee2389.jpg
 

Your schematic looks quite wrong.. I think the MOS q8 and q3 should be diode connected (i.e.. gate to drain should be shorted). Once you do this, you dont need to apply 1.1v at the q8.
 
i agree with findirharsha , your circuit meet serious symmetric problem . pls check it again . after all , y should design the current value of Q5 is small , and ratio W/l of Q1 , Q2 is relatively big to get high gain
 
Hi daintyvlsi,

To calculate the gain of this circuit, the first thing you must do is fixing your circuit as some guys mentioned above. And then, you draw the small signal equivalent circuit, you will that the gain is:

Av = gm2*(r02//r04)*gm6*(r06//r07)

After that you can build a test-bench circuit to simulate with spice to verify the results.
Hope this help!
 
  • Like
Reactions: butchi

    butchi

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top