Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi.
It depends.
if you use LSSD design style for dft insertion, no need to do special things on latch, sams as normal flipflop
if you use mux design style for dft insertion, just make it transparent when doing dft. There is usually a TE pin for a latch cell.
You can tie it to Test Mode pin to make it controllable when doing test.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
