ivlsi
Advanced Member level 3
Hello All,
How a clock timing should be defined during synthesis/STA? I mean skew/uncertainty/latency parameters. Should they be defined differently for the BC and WC checks?
Thank you!
How a clock timing should be defined during synthesis/STA? I mean skew/uncertainty/latency parameters. Should they be defined differently for the BC and WC checks?
Thank you!